

Group Members: I am working on the project alone

Discussion Logbook: N/A, no meetings as I am working on the project alone

Distribution of work: I am responsible for everything

Github Link: <https://github.com/jtclayto23/CSE-490-Project>

Design Plan:

https://docs.google.com/document/d/18KkAAUpPk_yrXcSqe1a7dfYl04fljVzXXIE4Jq6lSzQ/edit?usp=sharing

Work started:

I began planning out all the instructions I need to implement. So far, I have only planned out the 10 required instructions, and plan on getting them fully implemented before adding any additional instructions. I unfortunately didn't have time to begin drawing any diagrams or getting too in-depth planning out each component of the processor, but I did write code for the control unit and for the R-type instructions (uploaded to GitHub).

A big chunk of time so far was spent setting up my development environment and re-learning Verilog, which caused a lot of headache as my PC runs Linux, and Vivado was very difficult to set up. However, now that it is fully done I will be able to complete the rest of the coding much quicker.

So thus far, I have planned out the initial 10 instructions, set up Verilog and Vivado, re-learned Verilog, and wrote the Verilog code for the R-Type instructions in the control unit. I plan on finishing writing the code for the remaining I-type and J-type instructions, along with creating the full datapath for the CPU this upcoming week. I will also begin creating the code for the components themselves, which will take me into week 3.